

FIG. 1





FIG. 2-1






FIG. 2-3




FIG. 2-4

6/20

AMBA/31:01

MBUS/31:01

SBUS/31:01

(A)

(B)

(C)

(D)

22

SEQ#_event_response
FBI_event_response
sram_event_response
sdram_event_response
amba_event_response

Context Event Arbiter

74

uengine controller

72

72c

uPC_1

72b

uPC_2

uPC_3

uPC_4

72a

decode

73

immediate_data

(E)

address

control store
1024 words

70

32bit words

(F)

FIG. 3-1

10650490/9860




FIG. 3-2




FIG. 4-1




FIG. 4-2

10/20




FIG. 5-1




FIG. 5-2




FIG. 6-1

FIG. 6-1




FIG. 6-2





FIG. 6-3



ATU Notes:

- Core to FboxRegs:
use sram_push_data_bus
- Core to FBI Regs:
use private ATU/FBI
cmd/data bus
- Core reads FboxRegs:
use SRAM_pull_data_bus
- Core reads FBIRegs:
use sram_push_data_bus
(makes sram appear like
another Fbox to FBI on
sram_push_bus)


Cmd_Req_R<2:0>

000 none
001 Sram Chain
010 SDR chain
011 Sram
100 SDR
101 FBI
110 PCI
111

Tx_CMD_drv_en_R<1:0>


0 none
1 grant

FIG. 6-4



$Sdram_puXX_addr_R < 6:0 >$	$Sram_puXX_addr_R < 4:0 >$
[4:0] xfer_reg_addr	[4:0] xfer_reg_addr
if not TFIFO	
[6:0] TFIFO_addr	
$Sdram_puXX_ID_R < 3:0 >$	$Sram_puXX_ID_R < 3:0 >$
0-5 Fboxes	0-5 Fboxes
8-13 Fboxes-csr	8-13 Fboxes-csr
6 fbi	6 fbi
15 nop	15 nop

FIG. 6-5



Fbox Branch/Ctx Choices	
1) FBI_sdone	br / ctx
2) FBI_auto_push	br / ctx
3) lthread_sdone	br / ctx
4) signal_rec_cxt	br / ctx
5) Seq#1_change (flag)	br / ctx
6) Seq#2_change (flag)	br / ctx
7)SRAM_sdone	br / ctx
8)SDRAM_sdone	br / ctx
9) volunteer_cxx_swap	ctx
10) Rec_req_available (flag)	br
11)SDRAM rd parity en (flag)	br
12) Fbox_push_protect	br
13) ccodes, contexts and kill	

FIG. 6-6

18/20




FIG. 7A




FIG. 7B




FIG. 8

20/20




FIG 9

09867064-05901
105250-49079860